Microcontroller Lab | Experiment No. 4: Introduction to 8086 Microprocessor - Architecture and Addressing Modes by Prakhar Chauhan | Learn Smarter
K12 Students

Academics

AI-Powered learning for Grades 8–12, aligned with major Indian and international curricula.

Professionals

Professional Courses

Industry-relevant training in Business, Technology, and Design to help professionals and graduates upskill for real-world careers.

Games

Interactive Games

Fun, engaging games to boost memory, math fluency, typing speed, and English skills—perfect for learners of all ages.

Experiment No. 4: Introduction to 8086 Microprocessor - Architecture and Addressing Modes

The chapter introduces the architecture of the 8086 microprocessor, emphasizing its segmented memory organization and various addressing modes. Key concepts include the division of the processor into the Bus Interface and Execution Units, along with an explanation of how physical addresses are calculated through segment and offset combinations. Practical assembly programming tasks illustrate the use of different addressing modes and the impact on data access and program execution.

Enroll to start learning

You’ve not yet enrolled in this course. Please enroll for free to listen to audio lessons, classroom podcasts and take practice test.

Sections

  • 1

    Aim

    This section introduces the architecture and addressing modes of the 8086 microprocessor along with segmented memory organization.

  • 2

    Objectives

    This section outlines the primary learning goals associated with Experiment No. 4 on 8086 Microprocessor architecture and addressing modes.

  • 3

    Theory

    This section provides an introduction to the 8086 microprocessor architecture, detailing its segmented memory organization and various addressing modes used for data access.

  • 3.1

    8086 Architecture And Register Organization

    This section introduces the Intel 8086 microprocessor architecture and its register organization, focusing on segmented memory and various addressing modes.

  • 3.2

    Segmented Memory Organization

    The section focuses on the 8086 microprocessor's segmented memory organization, detailing its architecture and addressing modes.

  • 3.3

    Addressing Modes

    This section discusses the various addressing modes of the 8086 microprocessor, detailing how operands are accessed in memory.

  • 4

    Materials Required

    This section outlines the materials necessary for conducting experiments involving the 8086 microprocessor, including hardware and software components.

  • 5

    Procedure

    This section outlines the procedure for exploring the 8086 microprocessor's architecture and its addressing modes through practical experimentation.

  • 5.1

    Part A: Familiarization With 8086 Architecture (Using Simulator/trainer Kit)

    This section introduces the Intel 8086 microprocessor architecture, focusing on its segmented memory organization and addressing modes.

  • 5.2

    Part B: Programs Demonstrating Addressing Modes

    This section focuses on introducing various addressing modes utilized in the 8086 microprocessor through practical assembly language programs.

  • 6

    Observations

    This section outlines the practical execution and observation phase of the 8086 microprocessor experiment, detailing the analysis of instruction executions, memory states, and register changes.

  • 7

    Deliverables

    This section outlines the objectives and deliverables for Experiment No. 4 concerning the 8086 microprocessor.

  • 8

    Conclusion

    This section encapsulates the successful introduction and understanding of the 8086 microprocessor's architecture and its segmented memory organization.

Class Notes

Memorization

What we have learnt

  • The 8086 microprocessor con...
  • Segmented memory organizati...
  • Different addressing modes ...

Final Test

Revision Tests