14.1.6. Connecting Memory Module to Processor

(Refer Slide Time: 31:21). If the size of the address bus is 8, we can address 256 memory locations ranging from 0 to 255. In binary, this corresponds to all combinations of 8 bits, from all zeros (00000000) to all ones (11111111). The hexadecimal representation for the upper limit is F.

An address bus is a communication system that transfers data between components of a computer. The size of the address bus determines how many different memory locations can be accessed. For an 8-bit address bus, there are 2^8 = 256 possible addresses (from 0 to 255). Each combination of bits corresponds to a particular memory location, enabling the processor to read or write data at that address.

Imagine a library with 256 book shelves, where each shelf represents a unique address in our memory. Since you're using 8 binary digits (0s and 1s), you can identify each shelf with a unique number from 0 to 255. This is like having a specific address for each book, allowing you to find any book quickly.

If the size of the address bus increases to 10 bits, it allows addressing up to 1024 memory locations (0 to 1023). With 12 bits, this increases to 4096 locations, and with a 16-bit address bus, it can address 65536 locations. The formula is 2^n, where n is the number of bits in the address bus.

Increasing the size of the address bus exponentially increases the number of addressable memory locations. For example, a 10-bit address bus allows access to 2^10 = 1024 locations, while a 12-bit bus allows access to 2^12 = 4096 locations. Understanding this is crucial for determining how much memory can be utilized by the processor and the overall system architecture.

Think of this like expanding a city. Initially, with only 10 houses (bits), each house can have its own address (memory location). If we build 2 more blocks (increase the address bus size), now we can have twice as many addresses, allowing more families (data) to move in. Hence, a bigger address bus means a larger 'housing complex' for our data.

For an 8-bit address bus, the total memory capacity is 2^8 bytes (256 bytes). A 10-bit address bus translates to 1024 bytes or 1 kilobyte (1K). This calculation is based on binary values, where 1K (kilobyte) equals 1024 bytes instead of 1000, a distinction from the metric system.

Memory capacities are often expressed using powers of two. A memory module that can be addressed with an 8-bit address bus has a capacity of 256 bytes. The 1 kilobyte (1K) limitation is derived from the binary system where 1K = 1024 bytes (2^10), which differs from the decimal metric system where kilo typically means 1000. This binary interpretation is crucial in computing.

Imagine you have a box that can hold only 256 candies (8-bit memory). If I give you a bigger box that holds 1K candies, it means your box can now store 1024 candies. This extra candy capacity enables you to collect more, similar to more memory that can hold more data.

The data bus size indicates the amount of information transferred in one go. For instance, if there is a 4 GB memory capacity and each memory location stores 1 byte, the data bus size would be 8 bits. However, if each memory location stores 2 bytes (16 bits), then the data bus would increase to 16 bits.

The data bus is responsible for transferring actual data between the processor and memory. If every location in a 4 GB memory module is designed to store just 1 byte (8 bits), you would need an 8-bit data bus. However, if you decide that each location can store 2 bytes instead, your data bus must increase to accommodate this, leading to a 16-bit bus. This relationship is crucial for understanding how data is read and written in a computer system.

Think of the data bus as a highway where cars represent data. If each car (byte) can only drive alone, then one lane (8 bits) is enough. If suddenly, we decided to allow carpooling (2 bytes), we would need two lanes (16 bits) to facilitate the flow of traffic efficiently.

If the same address bus is used for both memory and I/O devices, then additional control signals are needed to distinguish between them. Design decisions must consider these control mechanisms to successfully allocate address spaces without conflict.

In systems where both memory and I/O devices share the same address bus, distinguishing between them is crucial. At certain times, the system needs to know if the address being used corresponds to a memory location or an I/O device. This requires additional signals or control lines in the bus architecture to avoid confusion and potential conflicts when reading and writing.

Consider a postal service that delivers both letters (memory) and packages (I/O devices) using the same trucks (address bus). Without clear instructions (control signals) about whether a parcel is a letter or a package, there could be mix-ups. Just as a postal service uses labels to differentiate between types of mail, computer architectures need design considerations for clarity in addressing.

--