7.6. Tools for Formal Verification

• Cadence JasperGold: A popular tool for property checking, model checking, and equivalence checking.
• Mentor Graphics Questa Formal: Offers a wide range of formal verification capabilities, including property checking and formal assertions.
• Synopsys Formality: Primarily used for equivalence checking between RTL and gate-level netlists.
• Xilinx Vivado: Provides formal verification for FPGA designs.

This chunk discusses four widely-used commercial tools for formal verification in hardware design. Each tool has its own strengths and applications.

• Cadence JasperGold is known for supporting various aspects of formal verification, such as property checking, model checking, and equivalence checking. This tool helps engineers ensure that their designs meet specific properties and standards across different stages of the design process.
• Mentor Graphics Questa Formal offers a broad range of capabilities beyond basic checking, such as formal assertions, allowing designers to declare specific conditions that must always hold during operations.
• Synopsys Formality specializes primarily in equivalence checking. This is a critical task as it verifies that the design's high-level abstraction matches its lower-level implementation, which might be represented as a gate-level netlist.
• Lastly, Xilinx Vivado is tailored for FPGA designs, providing specific tools for verifying logic implemented on FPGA hardware. Together, these tools form a suite of resources for engineers looking to ensure the reliability and correctness of their hardware designs.

Think of these tools like specialized software for different types of home inspections. Just as a general home inspector checks the overall condition of a house, Cadence JasperGold would be the comprehensive inspector, ensuring everything is up to code. Mentor Graphics Questa Formal might be like a building inspector focusing on safety features, while Synopsys Formality is akin to a foundation inspector checking for structural integrity. Finally, Xilinx Vivado would represent an electrician ensuring the wiring in the specialized areas (like an attic or basement) meets specific standards.

• Cosmos: An open-source formal verification tool for simple designs.
• Bert: An open-source BAM (Bounded-Model-Checking) tool for RTL verification.

In addition to commercial tools, there are also open-source options available for those who may be working on smaller projects or in academic settings.

• Cosmos is designed for simpler designs and is accessible to users looking to understand and apply formal verification concepts without the cost associated with commercial software.
• Bert is another open-source tool that specializes in Bounded-Model-Checking (BMC), which is a verification technique that checks the correctness of design models within a specific, limited scope. This approach can help users verify designs effectively while keeping resource usage manageable. These tools contribute to a more diverse ecosystem, allowing more engineers and students to explore formal verification methods without major financial investments.

Imagine a community library stocked with books available for free use, representing open-source tools like Cosmos and Bert. Just as anyone can walk in and access books to learn or study without the barrier of cost, engineers can use these open-source formal verification tools to learn about verifying their designs. In contrast, the expensive software like Cadence JasperGold may be likened to specialized manuals or textbooks that provide in-depth knowledge but at a price, restricting access only to those who can afford them.

--