20.1. Computer Organization and Architecture: A Pedagogical Aspect

So, welcome to the second unit of the module on addressing mode, instruction set and instruction execution flow. So, in the last unit, we have seen; what are the basic components of the CPU, and the external interfaces, and the basic memory structure, and then how they are all integrated. Now, we will go to the in this module as we have said that we will cover the basic idea of how instruction set is executed, what are the instruction set formats etcetera.

This introduction sets the stage for understanding how computers execute instructions using their memory. It builds on prior knowledge of the CPU's components and transitions into discussing how memory interfaces with those components, specifically within the context of a Von Neumann architecture.

Think about your brain as the CPU and your memory as a bookshelf. Just as you retrieve a book to read and understand it, the CPU retrieves instructions and data from memory to process and execute tasks.

Basically if you look memories are divided into mainly two types internal memory and external memory. So, internal memory basically is the semiconductor kind of a memory in which case you have a register.

Memory is categorized into internal and external types. Internal memory refers to semiconductor storage (such as registers and RAM) that the CPU uses for quick access to data during processing, while external memory (like hard disks) provides larger but slower storage capabilities.

Internal memory is like a small notepad you keep on your desk for quick notes, whereas external memory is like a filing cabinet across the room with all the documents you don’t reference as often.

But there is another memory which lies in between the CPU and the main memory is called the cache memory. So, we will learn in more details about cache memory when we will going to into the full module on memory design.

Cache memory acts as a high-speed intermediary between the CPU and the main memory (RAM). It stores frequently accessed data to speed up processes by reducing the time the CPU takes to wait for data from main memory, which is relatively slower.

Consider cache memory like a fast-access drawer where you keep regularly used tools, while the main memory is like a larger toolbox stored out of reach. You can grab tools quickly from the drawer instead of rummaging through the box every time.

So, basically your CPU or your arithmetic logic unit of the main which is the computing unit of the CPU, basically it can talk only to the main memory that is it can generate the address and then it can read and write data from the main memory.

The CPU communicates primarily with the main memory, distinguishing between RAM (Random Access Memory), which is volatile and used for temporary storage of data during processing, and ROM (Read-Only Memory), which is non-volatile and retains essential instructions for booting even when powered off.

Think of RAM as the workspace on your desk, containing all the materials you need for a current project, while ROM is the instruction manual for your entire work process, kept in a drawer, unchanging and always available when needed.

So, generally CPU will generate an n bit address, because the memory will have some locations which can be done by the address. So, generally there are 2^n locations, where n is the number of address lines.

Memory addressing involves using binary addresses to access specific memory locations. For a CPU with 'n' address lines, it can access 2^n locations, providing a structured way to retrieve and store data efficiently within the memory.

Imagine a filing system where each drawer is addressed with a number. If you have 3 drawers (representing address lines), you can label them from 1 to 8 (2^3), easily locating the files you need by remembering the corresponding numbers.

So as I told you, each location has 8 bits. So, the data bus will be 8 bit bus. So, now when you address so you are referring one memory location, now you have to read or write data from that.

Read and write operations are fundamental to memory function. The data bus facilitates the transfer of data between memory and the CPU, allowing it to either retrieve information (read) or send information to be stored (write) based on control signals.

Picture a mailbox system where reading is pulling out letters (data retrieval), while writing is placing new letters (storing data) into the mailbox. The mailbox itself represents the memory location, and the bus is the pathway for data to travel.

--