28.3.2. Memory Address Register

So, what is the program counter? So, program counter actually points to the current instruction, and then it will do program counter plus the next address. So that it can program counter plus increment, which will point to the next address of the instruction so. In fact, that is very simple. So, you always do PC=PC+constant.

The program counter (PC) is a crucial element in CPU operation that keeps track of which instruction to execute next. It essentially points to the memory address of the current instruction. When the CPU completes executing an instruction, it increments the PC to point to the address of the following instruction. This is commonly represented mathematically as PC = PC + constant (which is typically '1' to point to the next instruction). Understanding the role of the PC is fundamental to the operation of the CPU.

Think of the program counter as a bookmark in a book. Just like a bookmark helps you remember where you left off while reading, the program counter keeps track of which instruction the CPU is on, so it can continue processing correctly without losing its place in the sequence.

In a single bus if you remember you require two stages; first the program counter will be dumped to the will be in the bus and in the second stage you have to do program counter plus program counter plus constant by the ALU, and that has to be stored in a temporary register. And then only in the second stage the temporary register value will be dumped to the bus, which will again go and save it to the program counter because this is single bus which does this.

In a single bus architecture, updating the program counter requires two stages. In the first stage, the current value of the program counter is sent to the bus. In the second stage, an arithmetic operation is performed by the Arithmetic Logic Unit (ALU) to add a constant to the current value of the PC, which represents moving to the next instruction. The result is then temporarily stored in a register, which will later be sent back to update the program counter. This two-step process illustrates the inefficiency of single bus designs.

Imagine you're doing math on paper. First, you write down all your current calculations before you can add something to it. Then you have to write down the result again in the right place after you're done. This is similar to how the program counter updates in a single bus architecture - it takes more steps, just like your math.

But in a three or multiple bus system mainly you are keeping our discussion here in a three bus system, and we are assuming that there are two buses will check take the output and one bus will give the input to the registers. We will see in the details, but of course, in two bus system all the registers actually have multiple ports because this is very obvious, because if you only one gateway and therefore, multiple paths then there will be no advantage.

In a three bus architecture, the operations of the program counter are significantly more efficient. The architecture allows for multiple buses to carry data simultaneously. In this context, two buses can be used to deliver output while one bus receives input. This arrangement means that registers can access data on the buses in parallel, enabling quicker updates to the program counter. Such systems typically involve registers designed with multiple ports to facilitate this efficiency.

Think of a busy airport with multiple runways. While one plane is landing on one runway, others can take off from the others at the same time. This is akin to how a multiple bus architecture allows several operations (like fetching and updating instructions) to occur at once, thereby speeding up overall processing.

So, memory address register what it does? It basically tells that from which location of the memory data has to be brought in.

The Memory Address Register (MAR) plays a critical role in the CPU by specifying the address from which data needs to be fetched or to which data needs to be written in memory. It serves as a pointer to a particular memory location, guiding the data operations of the CPU.

You can think of the Memory Address Register as a postal address where a letter (data) needs to be sent. Just like you write a specific address on an envelope to ensure it reaches the right destination, the MAR provides the specific location in memory that the CPU needs to access data.

So, even if I have multiple ports or even if you have your memory address register can write to multiple outputs and similarly take data, and it can write simultaneous with the output this of course, we can do we can give the value in one go and other values it can give out.

In a multiple bus architecture, the Memory Address Register can be designed with multiple output ports, allowing for efficient and simultaneous data transmission. This means that when the MAR specifies an address, it can quickly output to various parts of the CPU or memory, facilitating faster access to data.

Consider a multi-lane highway where several cars (data) can travel to different destinations (ports) at the same time. This multi-lane system improves traffic flow and reduces travel time, similar to how a MAR with multiple outputs enhances data retrieval efficiency.

Of course, you can quickly read from the memory and send the value through two wires, because you have multiple buses that is R1 and R2 can be directly fed.

The Memory Data Register (MDR) holds data fetched from memory that is ready to be sent to other components in the CPU. In a multiple bus architecture, the MDR can transmit data to multiple destinations simultaneously. This capability allows the CPU to operate more efficiently, as it can distribute data quickly without waiting for sequential processes.

Imagine a restaurant where a waiter can deliver multiple dishes to customers at different tables all at once, rather than one at a time. This efficiency in delivery mirrors how the MDR works in a multi-bus system, enabling quicker access and processing of information.

--