28.2.3. Overview of Three Bus Architecture

In a multiple bus system, there are multiple buses that connect the different components of the CPU. This is an improvement over a single bus architecture where only one data and address bus is present.

A multiple bus architecture features several buses that facilitate communication between different CPU components. This differs from a traditional single bus system, which has only one bus for data and address transfers. With multiple buses, the CPU can send and receive information through several pathways, leading to increased parallelism and efficiency.

Imagine a busy road system in a city. A single road can get congested if too many cars try to use it at once. However, if there are multiple roads (buses) leading to various destinations, cars can travel simultaneously to different places without getting stuck in traffic. This is the essence of a multiple bus architecture.

One clear advantage of having multiple buses is that it requires fewer control steps, allowing many operations to be performed in parallel.

The primary benefit of a multiple bus system is its ability to perform parallel operations. When several buses are available, the CPU can execute multiple instructions at the same time rather than waiting for one operation to finish before starting another. This reduces the number of control steps and leads to faster processing times.

Think of a restaurant kitchen where multiple chefs can work simultaneously on different dishes. Each chef has access to their own workstation (bus) and can cook without waiting for others to finish. This enhances efficiency and speed, just like parallel operations in a CPU with multiple buses.

However, it is important to note that with an increase in the number of buses, the cost of design and implementation rises, requiring more circuits and control logic.

While multiple buses enhance performance, they also increase the complexity and cost of the CPU design. More buses mean more components and circuits are needed to manage the flow of data between them. This added complexity can lead to greater overhead in control logic and design.

Expanding a restaurant to accommodate more chefs requires more kitchen space, equipment, and staff to manage operations. Initial costs may increase, but the faster service time can yield higher returns, similar to how additional buses can improve CPU performance despite the added complexity.

The control signals required for operations can change in a three bus architecture. Temporary registers may not be needed as often due to more direct data paths.

In a three bus architecture, the design allows for direct communication between various components, decreasing the need for temporary registers to hold data. Since data can flow through multiple buses simultaneously, operations are streamlined, further improving CPU efficiency.

Consider a mail delivery system with multiple routes. Mail can go directly to its destination without first stopping at a central hub. This reduces delays, similar to how three buses facilitate faster processing by minimizing the need for temporary data storage.

In a single bus architecture, the program counter operations take multiple stages. In a three bus architecture, these operations can be more efficient, allowing simultaneous access.

With a traditional single bus architecture, updating the program counter involves several steps, as data has to be moved to a temporary register before being updated. In contrast, a three bus architecture allows fetching and updating the program counter in fewer steps, with data flowing through multiple buses simultaneously.

If you're trying to update your calendar by writing down an event, with only one pen (single bus), you'd have to stop writing, erase, and then rewrite the new date. However, if you have multiple pens ready (three buses), you can quickly write the new date while maintaining the old one, making the process much quicker.

--