Practice Memory Data Register (MDR) - 29.2.3 | 29. Three Bus Architecture | Computer Organisation and Architecture - Vol 2
K12 Students

Academics

AI-Powered learning for Grades 8–12, aligned with major Indian and international curricula.

Professionals

Professional Courses

Industry-relevant training in Business, Technology, and Design to help professionals and graduates upskill for real-world careers.

Games

Interactive Games

Fun, engaging games to boost memory, math fluency, typing speed, and English skills—perfect for learners of all ages.

Typing
Memory
Math
English Adventures
Knowledge

29.2.3 - Memory Data Register (MDR)

Enroll to start learning

You’ve not yet enrolled in this course. Please enroll for free to listen to audio lessons, classroom podcasts and take practice test.

Learning

Practice Questions

Test your understanding with targeted questions related to the topic.

Question 1

Easy

What does the Memory Data Register (MDR) do?

💡 Hint: Think about what happens during data transfers in a computer.

Question 2

Easy

How many ports does the MDR have in a three-bus architecture?

💡 Hint: Recall the design specifics of multi-bus systems.

Practice 4 more questions and get performance evaluation

Interactive Quizzes

Engage in quick quizzes to reinforce what you've learned and check your comprehension.

Question 1

What does the Memory Data Register primarily do?

  • Processes data only
  • Holds data for transfer
  • Sends signals to other components

💡 Hint: Focus on the primary function of the MDR.

Question 2

True or False: The three-bus architecture requires more temporary registers than a single bus architecture.

  • True
  • False

💡 Hint: Consider how the number of buses affects data handling.

Solve and get performance evaluation

Challenge Problems

Push your limits with challenges.

Question 1

Analyze a scenario where a CPU uses a single bus architecture to execute a series of instructions. Discuss how many temporary registers would be needed and evaluate the impact on processing speed compared to a three-bus architecture.

💡 Hint: Consider how many data transfers occur in a series of operations and how a bottleneck could be created.

Question 2

Design a flowchart demonstrating the data path from the memory through the MDR to the ALU and back. Highlight where processing occurs and identify the role of each component.

💡 Hint: Diagram each component step and make clear the flow of information.

Challenge and get performance evaluation