Computer Organisation and Architecture - Vol 2 | 29. Three Bus Architecture by Abraham | Learn Smarter
K12 Students

Academics

AI-Powered learning for Grades 8–12, aligned with major Indian and international curricula.

Professionals

Professional Courses

Industry-relevant training in Business, Technology, and Design to help professionals and graduates upskill for real-world careers.

Games

Interactive Games

Fun, engaging games to boost memory, math fluency, typing speed, and English skills—perfect for learners of all ages.

Typing
Memory
Math
English Adventures
Knowledge
29. Three Bus Architecture

The chapter explains the architecture and organization of a CPU's internal bus system, comparing single, two, and three bus architectures. It highlights the importance of these architectures in enhancing the efficiency of CPU operations and the role of various components, including the ALU, registers, and control signals. The focus is on how the internal bus configuration affects data processing, instruction execution, and overall system performance.

Enroll to start learning

You’ve not yet enrolled in this course. Please enroll for free to listen to audio lessons, classroom podcasts and take practice test.

Sections

  • 29.1

    Three Bus Architecture

    This section discusses the Three Bus Architecture, highlighting its differences from single and dual bus architectures and analyzing its efficiency in CPU organization.

    Learning Practice

  • 29.1.1

    Basic Objectives Of The Unit

    This section outlines the primary objectives for understanding CPU bus architecture and its components, focusing on internal organization and performance evaluation.

    Learning Practice

  • 29.1.2

    Data Flow In Three Bus Architecture

    This section discusses the principles of three bus architecture, detailing how data flows between components without temporary registers, enhancing efficiency.

    Learning Practice

  • 29.1.3

    Comparison With Single Bus Architecture

    This section compares the three-bus architecture with single bus architecture, focusing on how data flow and control signals differ.

    Learning Practice

  • 29.2

    Components Of The Three Bus Architecture

    This section explores the Three Bus Architecture and its components, comparing it with other architectures, particularly focusing on the ALU and its functioning.

    Learning Practice

  • 29.2.1

    Arithmetic Logic Unit (Alu)

    The Arithmetic Logic Unit (ALU) performs arithmetic and logical operations in a CPU, and in a three-bus architecture, it processes inputs from multiple buses, eliminating temporary registers.

    Learning Practice

  • 29.2.2

    Program Counter

    This section discusses the architecture involving the Program Counter and its interaction within different bus architectures in CPU design.

    Learning Practice

  • 29.2.3

    Memory Data Register (Mdr)

    The Memory Data Register (MDR) plays a crucial role in data handling within CPU architecture by facilitating data transfer between the CPU and memory.

    Learning Practice

  • 29.2.4

    Instruction Register

    This section discusses the instruction register and the dynamics of data handling within different CPU architectures, specifically focusing on the three-bus architecture.

    Learning Practice

  • 29.2.5

    Instruction Decoder

    This section elaborates on the differences between single, double, and triple bus architectures within the context of CPU design, focusing on how these architectures affect data flow and the role of the ALU.

    Learning Practice

  • 29.2.6

    Memory Address Register (Mar)

    The section discusses the Memory Address Register (MAR), its role in a multi-bus architecture, and how it interacts with other components within a CPU.

    Learning Practice

  • 29.3

    Operational Characteristics

    This section discusses the operational characteristics of different CPU bus architectures, focusing primarily on the three bus architecture.

    Learning Practice

  • 29.3.1

    Data Handling In Memory

    This section delves into the architecture and operational nuances of three bus architecture in CPU design, highlighting its components and their interconnections.

    Learning Practice

  • 29.3.2

    Control Signals In Multiple Bus Architectures

    This section discusses the operation and architecture of control signals in multiple bus architectures, focusing on a three-bus configuration for efficient data handling.

    Learning Practice

References

23 part b.pdf

Class Notes

Memorization

What we have learnt

  • Different CPU bus architect...
  • The three bus architecture ...
  • Understanding the roles of ...

Final Test

Revision Tests