Industry-relevant training in Business, Technology, and Design to help professionals and graduates upskill for real-world careers.
Fun, engaging games to boost memory, math fluency, typing speed, and English skillsβperfect for learners of all ages.
This chapter delves into the advantages and disadvantages of a multiple bus architecture in computer systems, particularly focusing on instruction fetching and data processing. It presents two contrasting cases that illustrate how multiplicity in bus architecture can sometimes simplify the processing stages by reducing the need for temporary registers. Despite these advantages, there are specific scenarios where having additional buses may not significantly decrease operational timelines compared to single bus architecture.
Enroll to start learning
Youβve not yet enrolled in this course. Please enroll for free to listen to audio lessons, classroom podcasts and take practice test.
References
23 part c.pdfClass Notes
Memorization
What we have learnt
Final Test
Revision Tests
Term: Multiple Bus Architecture
Definition: An architectural design in computing that employs several data paths for better parallelism in instruction processing.
Term: Temporary Register
Definition: A register used for holding data temporarily during the execution of commands to facilitate intermediate steps.