4.3.1. Logic Built-in Self-Test (Logic BIST)

Logic BIST is used for testing the combinational and sequential logic in digital circuits. It is primarily focused on detecting faults in logic gates, flip-flops, and other digital components.

Logic BIST stands for Logic Built-In Self-Test. This technique is specifically designed to test the digital logic components within circuits, like logic gates and flip-flops. The main goal is to detect any faults or issues within these components during operation or manufacturing processes. By integrating BIST capabilities, designers can ensure that these vital parts of the circuitry can self-test for reliability and performance without needing external test equipment.

Imagine a car with a built-in diagnostic system. Just as this system can scan all the electronic parts of the car to identify issues, Logic BIST examines the circuitry in digital systems, allowing for real-time checks and ensuring everything is functioning properly.

In logic BIST, a pseudo-random or deterministic pattern generator is used to apply test inputs to the system.

In Logic BIST, test patterns are crucial because they serve as the inputs used to stimulate the circuit under test (CUT). There are mainly two types of generators used:

• Pseudo-Random Pattern Generators: Generate random sequences of inputs that help in covering a wide range of fault scenarios.
• Deterministic Pattern Generators: Create fixed sequences designed to test specific faults or conditions exhaustively. This means that the Logic BIST system can create inputs that simulate different operational conditions and potential faults, ensuring a thorough examination of the logic’s functionality.

Think of test patterns like a chef trying out different recipes to ensure every dish can be made perfectly. Just as a chef tests various combinations to find what works best, the test pattern generator creates different sequences of inputs to check all possible functionalities of the logic circuit.

The responses from the CUT are compacted into a signature, which is then compared to the expected value to determine if any faults are present.

Once the test patterns are applied, the Logic BIST system collects the output responses from the circuit and compacts these responses into a signature - essentially a summary of the results. This compacted signature can then be compared against an expected signature (the 'correct' output) for that test. If there are discrepancies, it indicates that a fault may be present within the circuit. This process significantly simplifies fault detection and enables efficient analyses.

Imagine you’re grading a test. Instead of checking every answer one by one, you quickly glance at a summary score that represents the student’s performance. If the score is lower than expected, you know to investigate further. Similarly, response compaction allows the BIST system to quickly pinpoint when something is wrong without reviewing all the data in detail.

Logic BIST is widely used in testing large-scale integrated circuits (LSIs), such as microprocessors, ASICs, and FPGAs.

Logic BIST is particularly valuable for large-scale integrated circuits (LSIs). These include complex chips like microprocessors, application-specific integrated circuits (ASICs), and field-programmable gate arrays (FPGAs). The complexity and size of these devices increase the likelihood of faults occurring during production. Therefore, incorporating Logic BIST allows manufacturers to perform thorough testing efficiently right within the device, ensuring reliability and proper functioning before deployment.

Consider a factory that produces thousands of smartphones. Each smartphone needs to be tested for functionality, especially as they get more complex with features like cameras, sensors, and connectivity. If the factory has a built-in testing mechanism for each phone, they can quickly identify and address issues before the phones reach customers. Logic BIST serves a similar function by allowing integrated circuits to self-test and maintain high quality.

--