29.4.1. Major Issues with Program I/O and Interrupt I/O

In case of interrupt-driven I/O, there is a change of context. In case of DMA transfer there is no context change; the context of the processor remains the same whatever program it is executing.

In interrupt-driven I/O, when an interrupt occurs, the processor must save its current context (state) to handle the interrupt. This means switching from the current task to the new one, hence a context change. On the other hand, during DMA (Direct Memory Access) transfers, the processor continues executing its current program without interruption because the data transfer happens on the bus independently of the processor.

Imagine a chef (the processor) who is cooking a meal (executing a program). If a server (interrupt) comes in and asks for something, the chef has to stop cooking, clean up the space, and attend to the server. This is changing context. In contrast, if the chef has an assistant (DMA) who can take care of refilling ingredients while the chef continues cooking, there is no need to stop and change tasks.

When the CPU needs to access the bus, it is suspended just before it accesses the bus. The processor cannot access the main memory because the bus is controlled by the DMA controller. The processor will wait until it regains control of the bus.

During a DMA transfer, the CPU is temporarily suspended while the DMA controller takes over the bus to transfer data directly from memory to an I/O device, or vice versa, without needing the CPU's involvement. This allows the CPU to continue processing other tasks as long as the required data is available in its buffers.

Think of a library where a librarian (the CPU) usually retrieves books for patrons. If a delivery person (DMA) comes and needs to store boxes of books (data) directly in the library shelves (main memory), the librarian steps aside, allowing the delivery person to work without delaying other patrons who may still need assistance with book inquiries.

There are two modes of transferring information: burst transfer mode and cycle stealing mode. In burst mode, all data is transferred in one go, which can lead to the CPU being suspended for a longer time, whereas in cycle stealing mode, the CPU can intermittently access the bus.

In burst transfer mode, the entire block of data is transferred at once, which can cause the CPU to wait longer before it can resume its own processing tasks. In cycle stealing mode, the DMA controller transfers smaller amounts of data, allowing the CPU to intermittently access the bus for its operations, resulting in shorter waiting times for the CPU.

Consider a student (the CPU) doing homework while a friend (DMA) delivers notes. If the friend brings all notes at once (burst mode), the student must stop and wait until everything is delivered. However, if the friend brings one note at a time (cycle stealing), the student can take breaks between deliveries to keep working on other subjects, leading to better overall productivity.

In the context of interrupts, the processor suspends its current operation only when an interrupt occurs, while during DMA, the processor can suspend at several points when it needs to fetch data from memory.

With interrupts, the processor only suspends its task at predetermined breakpoints to check for any pending interrupts. In contrast, when using DMA, the processor can become suspended multiple times during its execution whenever it requires data from memory, gaining and losing access to the bus multiple times throughout the data transfer process.

Imagine someone watching a movie (the processor) who only pauses when their phone rings (an interrupt). They complete the scene before picking up the phone. Conversely, if they're preparing a multi-course meal using pre-cooked components (DMA), they might need to pause often to get ingredients from the fridge (main memory) for each course, resulting in several interruptions during the cooking process.

The connection between the CPU, DMA controller, and memory can be configured in different ways, impacting how frequently the CPU is suspended during data transfers.

There are various configurations for connecting DMA controllers to facilitate data transfers to and from I/O devices. Different configurations can result in the CPU being suspended one or more times based on whether the data flows directly from the I/O to memory or through intermediate steps. Understanding these connections helps in optimizing overall system performance by minimizing the downtime of the CPU.

Think of different delivery routes for pizza. In one route, the delivery person (DMA) goes directly from the pizza place to the customer's home (one suspension). In another, they stop at a central depot (two suspensions) first, potentially leading to longer wait time for the customer (CPU). Choosing routes efficiently can reduce waiting time and improve service.

--